JPH0427192Y2 - - Google Patents

Info

Publication number
JPH0427192Y2
JPH0427192Y2 JP1984150936U JP15093684U JPH0427192Y2 JP H0427192 Y2 JPH0427192 Y2 JP H0427192Y2 JP 1984150936 U JP1984150936 U JP 1984150936U JP 15093684 U JP15093684 U JP 15093684U JP H0427192 Y2 JPH0427192 Y2 JP H0427192Y2
Authority
JP
Japan
Prior art keywords
printed circuit
circuit board
mounting
connector
small
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1984150936U
Other languages
English (en)
Japanese (ja)
Other versions
JPS6165791U (en]
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1984150936U priority Critical patent/JPH0427192Y2/ja
Publication of JPS6165791U publication Critical patent/JPS6165791U/ja
Application granted granted Critical
Publication of JPH0427192Y2 publication Critical patent/JPH0427192Y2/ja
Expired legal-status Critical Current

Links

Landscapes

  • Mounting Of Printed Circuit Boards And The Like (AREA)
JP1984150936U 1984-10-05 1984-10-05 Expired JPH0427192Y2 (en])

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1984150936U JPH0427192Y2 (en]) 1984-10-05 1984-10-05

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1984150936U JPH0427192Y2 (en]) 1984-10-05 1984-10-05

Publications (2)

Publication Number Publication Date
JPS6165791U JPS6165791U (en]) 1986-05-06
JPH0427192Y2 true JPH0427192Y2 (en]) 1992-06-30

Family

ID=30709066

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1984150936U Expired JPH0427192Y2 (en]) 1984-10-05 1984-10-05

Country Status (1)

Country Link
JP (1) JPH0427192Y2 (en])

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5517513Y2 (en]) * 1973-12-25 1980-04-23
JPS5512472U (en]) * 1978-07-12 1980-01-26
JPS6234474Y2 (en]) * 1979-09-05 1987-09-02
JPS6138217Y2 (en]) * 1981-05-26 1986-11-05

Also Published As

Publication number Publication date
JPS6165791U (en]) 1986-05-06

Similar Documents

Publication Publication Date Title
US5025306A (en) Assembly of semiconductor chips
EP1264347B1 (en) Electronic module having a three dimensional array of carrier-mounted integrated circuit packages
US6369443B1 (en) Semiconductor device with stacked vias
US7738259B2 (en) Shared via decoupling for area arrays components
JPS62136098A (ja) 高密度配線基板
US6664620B2 (en) Integrated circuit die and/or package having a variable pitch contact array for maximization of number of signal lines per routing layer
US5734559A (en) Staggered bond finger design for fine pitch integrated circuit packages
EP0587294B1 (en) Semiconductor package
JPH09223861A (ja) 半導体集積回路及びプリント配線基板
US6512293B1 (en) Mechanically interlocking ball grid array packages and method of making
JPH0427192Y2 (en])
JPS5972757A (ja) 半導体装置
US6404662B1 (en) Rambus stakpak
US11901310B2 (en) Electronic assembly
US7061089B2 (en) Memory module having space-saving arrangement of memory chips and memory chip therefore
US6295220B1 (en) Memory bar and related circuits and methods
US6542376B1 (en) High density packaging of electronic components
US7633764B2 (en) Ball grid array configuration for reducing path distances
JP2935356B2 (ja) 半導体装置および基板ならびに半導体装置の実装構造
US6256189B1 (en) Heat slug design which facilitates mounting of discrete components on a package without losing lands or pins in the package
JPH0476211B2 (en])
JPH05145254A (ja) 半導体装置
EP0471471A1 (en) Package enclosing semiconductor devices
JP2813406B2 (ja) 半導体パッケージの実装方法
CN116845035A (zh) 封装结构和电子设备